Checking Pipelined Distributed Global Properties for Post-silicon Debug
نویسندگان
چکیده
While multi-processor system-on-chips (MPSOCs) with network-on-chip (NOC) interconnect are becoming increasingly common to meet the constant performance demand, it is due to communication delays in the NOC extremely complicated to ensure that software executes correctly. In this paper, we extend our architecture that non-intrusively observes global properties at run time using distributed monitors such that not only single tokens but also pipelined tokens can be monitored. We detail the solution for a given race and compare the alternatives of having one large monitor versus multiple small monitors.
منابع مشابه
Guest Editors' Introduction: Addressing the Challenges of Debug and Diagnosis
&DESIGNING, IMPLEMENTING, FABRICATING, and testing an IC is a complex, expensive undertaking. Large design teams, months or even years of effort, and millions of dollars are involved. Ideally, everything goes perfectly, and the end result is working silicon. However, industry surveys show that more than 70% of all IC designs require one or more respins. These occur despite large amounts of reso...
متن کاملPost-Silicon Debug Using Formal Verification Waypoints
Applying formal methods to assist in the post-silicon debugging of complex digital designs presents challenges that are distinct from those found in pre-silicon formal verification. In post-silicon debug, a set of observed events or conditions describes a failure scenario. The task is to identify a reasonably general set of input and hardware state conditions that inevitably produces that failu...
متن کاملOn-chip Debug Architectures for Improving Observability during Post-silicon Validation On-chip Debug Architectures for Improving Observability during Post-silicon Validation
Post-silicon validation has become an essential step in the design flow of system-onchip devices for the purpose of identifying and fixing design errors that have escaped pre-silicon verification. To address the limited observability of the circuits during post-silicon validation, embedded logic analysis techniques are employed in order to probe the internal circuit nodes at-speed and in real-t...
متن کاملPractical Considerations for Post-Silicon Debug using BackSpace
With the ever-increasing complexity of integrated circuits, the elimination of all design errors before fabrication is becoming more difficult. This increases the need to find design errors in chips after fabrication. This task, termed post-silicon debug, can be made easier if it is possible to obtain a trace of states that leads to a known state. BackSpace, a proposal for a new debug infrastru...
متن کاملVerification of Pipelined Microprocessors Using Invariants
This paper presents a new approach for the verification of a pipelined microprocessor which is based on the definition of invariants to characterize the reachable states of the pipelined machine. To express many machine-relevant properties, we have modelled the stream of instructions with the system Maude which is based on Rewriting Logic. It is also used to run and debug the pipelined machine ...
متن کامل